To provide chip manufacturers and design warehouses with top quality innovative PHY-layer IP starting from the system and algorithmic levels all the way to implementation.
To provide chip manufacturers and design warehouses with top quality innovative PHY-layer IP starting from the system and algorithmic levels all the way to implementation.
